**Homework #3**

Due Jan. 20


*5 points each*

1. Consider the following instruction:


Instruction: ORR Rd, Rn, Rm

Interpretation: Reg[Rd] = Reg[Rn] ORR Reg[Rm]

1. Show the dataflow for this instruction using dash lines on the below figure for LEGv8 datapath.




1. What are the values of control signals generated by the control unit for this instruction?




2. We do not discuss the datapath for I-type instructions like ADDI or ANDI.


1. What additional logic blocks, if any, are needed to add I-type instructions to the CPU shown in the following figure (Figure 4.23 in the textbook)? Add any necessary logic blocks to it and explain their purpose.




1. Show the dataflow for this instruction using dash lines on the following figure



1. List the values of the signals generated by the control unit for ADDI. Explain the reasoning for any “don’t care” control signals.



3. Consider the following instruction mix:



R-type I-Type LDUR STUR CBZ B

(a) What fraction of all instructions use data memory?

(b) What fraction of all instructions use instruction memory?

(c) What fraction of all instructions use the sign extend?

4. When silicon chips are fabricated, defects in materials (e.g., silicon) and manufacturing errors can result in defective circuits. A very common defect is for one signal wire to get “broken” and always register a logical 1. This is often called a “stuck-at-1” fault.

1. Which instructions fail to operate correctly if the MemToReg wire is stuck at 1?

(b) Which instructions fail to operate correctly if the ALUSrc wire is stuck at 1?

(c) Which instructions fail to operate correctly if the Reg2Loc wire is stuck at 1?

5. In this exercise, we examine in detail how an instruction is executed in a single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction STUR X5, [X6, #12].

1. What are the outputs of the sign-extend and the “shift left 2” unit (near the top of datapath) for this instruction word?

(b) What are the values of the ALU control unit’s inputs for this instruction?


(c) What is the new PC address after this instruction is executed?

Highlight the path through which this value is determined.

(d) For each mux, show the values of its inputs and outputs during the execution of this instruction. List values that are register outputs at Reg [Xn].


(e) What are the input values for the ALU and the two add units?

(f) What are the values of all inputs for the registers unit?



6. Problems in this exercise assume that the logic blocks used to implement a processor’s datapath have the following latencies:

I-Mem /



D-Mem

Register

File Mux ALU Adder

Single

gate

Register

“Register read” is the time needed after the rising clock edge for the new register value to appear on the output. This value applies to the PC only. “Register setup” is the amount of time a register’s data input must be stable before the rising edge of the clock. This value applies to both the PC and Register File’s write(update) operation. “Shift left 2” takes 2 single gates’ time.

(a) What is the latency of an R-type instruction (i.e., how long must the clock period be to ensure that this instruction works correctly)?

(b) What is the latency of LDUR? (Check your answer carefully. Many students place extra muxes on the critical path.)

(c) What is the latency of STUR? (Check your answer carefully. Many students place extra muxes on the critical path.)

(d) What is the latency of B?

(e)What is the minimum clock period for this CPU?

7. In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| IF | ID | EX | MEM | WB |
| 250 ps | 350 ps | 150 ps | 300 ps | 200 ps |

IF ID EX MEM WB

Also, assume that instructions executed by the processor are broken down as

follows:

|  |  |  |  |
| --- | --- | --- | --- |
| ALU | Branch/Jump | LDUR | STUR |
| 45% | 20% | 20% | 15% |

ALU/

Logic Jump/Branch LDUR STUR

(a) What is the clock cycle time in a pipelined and non-pipelined processor?

(b) What is the total latency of an LDUR instruction in a pipelined and non-pipelined processor?

(c) If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?

(d) Assuming there are no stalls or hazards, what is the utilization of the data memory?

(e) Assuming there are no stalls or hazards, what is the utilization of the write-register port of the “Registers” unit?

8. Consider the LEGv8 code below. Assume that X1 is initialized to 11 and X2 is initialized to 22.

ADDI X1, X2, #5

ADD X3, X1, X2

ADDI X4, X1, #15

ADD X5, X1, X1

1. What would the final values of registers X3 and X4 be if the above instructions are executed in a pipeline processor that does not handle data hazards (i.e., does not stall the pipeline or use data forwarding for data hazards)?
2. What would the final values of register X5 be if the above instructions are executed in a pipeline processor that does not handle data hazards (i.e., does not stall the pipeline or use data forwarding for data hazards)? Assume the register file is written at the beginning of the cycle and read at the end of a cycle. Therefore, an ID stage will return the results of a WB state occurring during the same cycle. See Section 4.7 and Figure 4.51 for details.
3. Suppose you executed the code on a version of the pipeline from Section 4.5 that handles data hazards by simply stalling the pipeline (i.e. inserting NOP instructions where necessary). Show the pipeline timing diagram below when the code is executed.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| ADDI X1, X2, #5 | IF | ID | EX | MEM | WB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD X3, X1, X2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDI X4, X1, #15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD X5, X1, X1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

1. Suppose you executed the code below on a pipeline from Section 4.5 that uses data forwarding for handling data hazards. Show the pipeline timing diagram below:

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| ADDI X1, X2, #5 | IF | ID | EX | MEM | WB |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD X3, X1, X2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDI X4, X1, #15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD X5, X3, X2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

9. Consider the following loop.

LOOP: LDUR X10, [X1, #0]

LDUR X11, [X1, #8]

ADD X12, X10, X11

STUR X12, [X1, #-8]

SUBI X1, X1, #16

CBNZ X12, LOOP

1. Assume that data and control hazards are handled by simply stalling the pipeline (i.e. inserting NOP instructions where necessary). Show the pipeline timing diagram of the code execution.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Cycle number: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| LOOP: LDUR X10, [X1, #0] | IF | ID | EX | ME | WB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LDUR X11, [X1, #8] |  | IF |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD X12, X10, X11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STUR X12, [X1, #-8] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBI X1, X1, #16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CBNZ X12, LOOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2nd iteration: LDUR X10, [X1, #0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

1. Can you reorder the code to reduce the number of stalls? If yes, show the reordered code.
2. Show the pipeline timing diagram of the code execution with data forwarding and assume that the branch is handled by predicting it **as taken** and the branch target address is calculated at the ID stage.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Cycle number: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| LOOP: LDUR X10, [X1, #0] | IF | ID | EX | ME | WB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LDUR X11, [X1, #8] |  | IF |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD X12, X10, X11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STUR X12, [X1, #-8] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBI X1, X1, #16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CBNZ X12, LOOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2nd iteration: LDUR X10, [X1, #0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

1. What is the speedup for the execution of (c) over (a)?
2. Compare the performance of a single-cycle datapath machine, a multi-cycle datapath machine and an ideal 5-stage pipeline machine. Assume that the single-cycle machine has a clock rate of 200MHz, and the multiple-cycle and pipelined machine have a clock rate of 1GHz. The CPI’s of load, store, ALU, branch/jumps in the multi-cycle machine are 5, 4, 4, 3, respectively. The program has the following instruction mix:

* Load: 30 percent
* Store: 10 percent
* ALU/R-format instr.: 40 percent
* Conditional Branch: 10 percent
* Jump instr.: Remaining instructions

Calculate the performance (CPU time) of the 3 machines.